Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
This documentation is a work in progress, and you can help us improve it!
Torii 0.8.1.dev109 documentation
Torii 0.8.1.dev109 documentation
  • Introduction
  • Installation
  • Getting Started
  • Tutorials
    • Including External non-Torii Modules
  • Language Guide
  • API Reference
    • Torii Backends
    • Torii HDL Reference
      • Abstract Syntax Tree
      • Clock Domain
      • DSL
      • IR
      • Memory
      • Records
      • XFRM
    • Torii Utility Library
      • String Helpers
      • Tracer
      • Unit Helpers
  • Standard Library
    • Busses
      • Wishbone Bus
    • Encoding and Decoding
    • Memory
      • Memory Map
    • Clock Domain Crossing
    • First-in First-out Queues
    • System on Chip
      • Events
      • Peripherals
      • CSRs
    • Industry Standard I/O
    • Stream Library
      • Simple Streams
    • FPGA Vendor Modules
      • Lattice FPGA Modules
      • Xilinx FPGA Modules
  • Platform Integration
    • Torii FPGA Platforms
      • Gowin
      • Altera
      • Lattice ECP5
      • Lattice iCE40
      • Lattice MachXO2 and MachXO3L
      • Quicklogic
      • Xilinx
  • Testing and Verification
    • Simulation
    • Formal Verification
  • External Libraries
  • Torii v0.X to v1.0 Migration Guide
  • Projects Using Torii
  • Torii Boards

Development

  • Source Code
  • Contributing
  • Changelog
  • License

Versions

Development
  • v0.8.0
Back to top
View this page
Edit this page

Stream LibraryΒΆ

The torii.lib.stream module provides unidirectional stream interfaces, as well as blocks to interact with said streams, such as multiplexers, arbiters, and generators.

  • Simple Streams
    • StreamArbiter
    • StreamInterface
Next
Simple Streams
Previous
Industry Standard I/O
Copyright © 2025 Shrine Maiden Heavy Industries and contributors
Made with Sphinx and @pradyunsg's Furo