pip
Instance
Array
Cat
ClockSignal
Const
Edge()
Fell()
Initial
Mux()
Past()
ResetSignal
Rose()
Sample
Shape
ShapeCastable
ShapeLike
Signal
SignalDict
SignalKey
SignalSet
signed()
Stable()
unsigned()
ValueCastable
ValueDict
ValueSet
ClockDomain
DomainError
SyntaxError
SyntaxWarning
DriverConflict
UnusedElaboratable
DummyPort
Memory
ReadPort
WritePort
Direction
Record
Encoder
Decoder
PriorityEncoder
PriorityDecoder
GrayEncoder
GrayDecoder
RCOBSEncoder
decode_rcobs()
FFSynchronizer
AsyncFFSynchronizer
ResetSynchronizer
PulseSynchronizer
FIFOInterface
SyncFIFO
SyncFIFOBuffered
AsyncFIFO
AsyncFIFOBuffered
Source
EventMap
Monitor
ResourceInfo
MemoryMap
ConstantValue
ConstantBool
ConstantInt
ConstantMap
PeripheralInfo
CycleType
BurstTypeExt
Interface
Arbiter
AsyncSerialRX
AsyncSerialTX
AsyncSerial
StreamArbiter
StreamInterface
GowinPlatform
AlteraPlatform
ECP5Platform
ICE40Platform
MachXO2Platform
MachXO3LPlatform
MachXO2Or3LPlatform
QuicklogicPlatform
XilinxPlatform
ToriiTestCase
ToriiTestCase.vcd_name
ToriiTestCase.clk_period()
ToriiTestCase.run_sim()
ToriiTestCase.setUp()
ToriiTestCase.init_dut()
ToriiTestCase.wait_for()
ToriiTestCase.pulse()
ToriiTestCase.pulse_pos()
ToriiTestCase.pulse_neg()
ToriiTestCase.step()
ToriiTestCase.settle()
ToriiTestCase.wait_until_high()
ToriiTestCase.wait_until_low()
ToriiTestCase.simulation()
ToriiTestCase.sync_domain()
ToriiTestCase.comb_domain()
DomainRenamer
Torii integrates with several FPGA vendors, it allows for a full end-to-end flow from design to implementation.