Hide navigation sidebar

Hide table of contents sidebar

Toggle site navigation sidebar

Toggle table of contents sidebar

Introduction
Installation
Getting Started
Tutorials
Toggle navigation of Tutorials
- Including External non-Torii Modules
Language Guide
API Reference
Toggle navigation of API Reference
- Torii Backends
- Torii HDL Reference
  Toggle navigation of Torii HDL Reference
  - Abstract Syntax Tree
  - Clock Domain
  - DSL
  - IR
  - Memory
  - Records
  - XFRM
- Torii Utility Library
  Toggle navigation of Torii Utility Library
Standard Library
Toggle navigation of Standard Library
- Busses
  Toggle navigation of Busses
  - Wishbone Bus
- Encoding and Decoding
- Memory
  Toggle navigation of Memory
  - Memory Map
- Clock Domain Crossing
- First-in First-out Queues
- System on Chip
  Toggle navigation of System on Chip
  - Events
  - Peripherals
  - CSRs
- Industry Standard I/O
- Stream Library
  Toggle navigation of Stream Library
  - Simple Streams
- FPGA Vendor Modules
  Toggle navigation of FPGA Vendor Modules
  - Lattice FPGA Modules
  - Xilinx FPGA Modules
Platform Integration
Toggle navigation of Platform Integration
- Torii FPGA Platforms
  Toggle navigation of Torii FPGA Platforms
Testing and Verification
Toggle navigation of Testing and Verification
- Simulation
- Formal Verification
External Libraries
Torii v0.X to v1.0 Migration Guide
Projects Using Torii
Torii Boards

Development

Toggle table of contents sidebar

Simulation¶

Todo

document this

Made with Sphinx and @pradyunsg's Furo